MENU

The move to 3D die stacks drives interconnect consortia

Feature articles |
By eeNews Europe
EDA & CAD tools

Cadence® 3D Implementation and Analysis as well as the Wide IO IP solutions are available today. Cadence® 3D DFT and ATPG capabilities are currently in beta release.

Read the full article on page 28 of our January digital edition.

Share:
Linked Articles
How AI technology can aid natural language processing deployment
How AI technology can aid natural language processing deployment
Why ’emerging’ memories have not succeeded – yet
Why ’emerging’ memories have not succeeded – yet
Underwater lab taps Spectrum PCIe cards
Underwater lab taps Spectrum PCIe cards
Graph AI chip challengers drive AI as a service
Graph AI chip challengers drive AI as a service
eeNews Europe
Native RISC-V ROS chip targets robotics
Native RISC-V ROS chip targets robotics
Technology News |
Two European companies are developing a microcontroller chip using the…
By Nick Flaherty
Software defined memory fabric drives IP maker into chip business
Software defined memory fabric drives IP maker into chip business
Interviews |
IP developer IntelliProp is moving into the chip business with…
By Nick Flaherty
10s