Ultra-low-jitter LVCMOS clock buffers
The 5PB11xx family of LVCMOS fanout buffers provides low-jitter metrics of sub-50 fs RMS additive phase jitter (12 kHz to 20 MHz), offering system designers greater jitter margin than competitive products to help them meet system clock requirements. The small die size enables the chip to fit within a DFN 8-pin package as small as 2 by 2 millimeters.
The buffers are ideal for high-end consumer, industrial, data communications, telecommunications and computing applications where both timing budget and board space are at a premium.
The buffers are available with 2, 4, 6, 8 and 10 LVCMOS outputs and can support 1.8 V, 2.5 V and 3.3 V power supplies and outputs. They have a low output skew of 50 ps with only 14 mA core current consumption. All the devices in the family are characterized at an extended temperature of -40°C to 105°C enabling the buffers to meet the requirements of automotive infotainment applications as well.
“As designs become more complex with tighter timing requirements, jitter will only grow as an obstacle for system designers,” said Dave Shepard, vice president and general manager of IDT’s Timing and RF Division. “Our 5PB11xx fanout buffers give these engineers more elbow room so they can continue to innovate while meeting stringent jitter demands.”
Along with the 5PB11xx family, IDT has introduced a 551S and 553S 1:4 LVCMOS fanout buffer series with sub-50 fs additive jitter in industry-standard 551 and 553 footprints. These devices are also available in 2-by-2-millimeter DFN 8-pin packages and support 1.8 V, 2.5 V and 3.3 V power supplies and outputs.
If you enjoyed this article, you will like the following ones: don't miss them by subscribing to :
