Verification supports chiplets using UCIe standard
Avery Design Systems in the US has announced comprehensive support for the Universal Chiplet Interconnect Express (UCIe) standard.
The offering supports standalone UCIe die to die adapter and LogPHY verification along with integrated PCIe and CXL verification IP to run over the UCIe stack. In addition to UCIe models it provides comprehensive protocol checkers, coverage, reference testbenches, and compliance test-suites utilizing a flexible and open architecture.
This will enable design and verification engineers to use the standard more efficiently for die-to-die interface connectivity designs with models and test suites that support pre-silicon verification of systems using UCIe.
Related UCIe articles
As part of the support for the standard, Avery has joined the UCIe consortium which administers the specification, and includes founding members: Intel, AMD, Arm, Qualcomm, TSMC, Samsung, ASE, Google, Microsoft and Meta.
UCIe was announced in March to provide interoperability of chiplets within a package, enabling an open chiplet ecosystem and ubiquitous interconnect at the package level. The focus of the initial specification (Version 1.0) covers the UCIe Adapter and PHY including die-to-die I/O physical layer, Die-to-Die protocols, and software stack which leverage the well-established PCI Express (PCIe) and Compute Express Link (CXL) industry standards in addition to a protocol-agnostic raw transfer mode.
Other chiplet news articles
- Chiplets drive hierarchical AI processor design
- RISC-V security IP for chiplet die-to-die communication
- Ayar Labs raises $130m for optical chiplets
- Power chiplet boosts high performance system-in-package designs
- Leti reports 96-core chiplet computer
“As the use of various packaging methods evolves and grows, we are excited to be involved at the ground floor of this important new standard for enabling a more open, interoperable ecosystem for chiplet design. Much the way Avery has helped provide comprehensive verification IP solutions for SoC and IP companies, we believe giving engineers early access to reliable verification models and test suites will help accelerate its use and be an important factor in realizing the vision of PCIe and CXL based chiplets based on UCIe and supporting its evolution,” said Luis E. Rodriguez, verification solutions architect at Avery.
“A key to success for any standard is a broad and robust ecosystem. Avery’s experience in enabling the adoption of open standards like CXL and PCIe demonstrates commitment to delivering timely, accurate design and verification tools to help meet the market requirements. We look forward to their participation in the adoption of UCIe to make chiplet interoperability a reality,” said UCIe Chairman and Intel Senior Fellow Dr. Debendra Das Sharma.
Avery offers a complete functional verification platform based on its robustly tested verification IP (VIP) portfolio that enables pre-silicon validation of design elements.
Other articles on eeNews Europe
- GlobalFoundries launches innovation lab
- NXP aims for microcontroller Nirvana
- ST looks at joint European wafer fab with GlobalFoundries
- World’s smallest GNSS module is 4.5mm square
- Cellular cloud development kits for Renesas RA and RX microcontrollers
- mec shows backside power delivery with buried power rails
If you enjoyed this article, you will like the following ones: don't miss them by subscribing to :
