
Weebit, Leti file multi-level ReRAM programming patent
The patent defines a method of using the inherent variability of ReRAM memory cells to increase the number of resistance levels that can be detected in a ReRAM. Weebit pointed out that while the method is based on experience gained with Weebit Nano’s own silicon-oxide based ReRAM it is applicable to any resistive RAM.
The company did not indicate how many memory levels is theorerically or practically possible. The more levels that can be detected the more bits can be stored in the a single memory cell thus improving the density of memory.
Coby Hanoch, CEO of Weebit Nano, said: “Our close collaboration with our partners at Leti has allowed us to develop a method that is an important step in creating a multi-level cell which can significantly improve our cost-competitiveness. In parallel to the ongoing productization activity we are continuing to improve the technology to make it even more attractive to customers.”
Related links and articles:
News articles:
China’s XTX adopts Weebit’s ReRAM
Second Chinese chipmaker signs up for Weebit’s ReRAM
Selector transistor promises broad impact across memory types
Leti 300mm fab extended for PCM, ReRAM, quantum computing
Weebit pivots SiOx memory towards embedded – and revenue
