Apparatus for timing-aware pipelining optimization
By
Freescale Semiconductors India Pvt. Ltd
The EDA tools algorithms are written such that it will start working on the most timing critical paths in the respective cost groups, if any. During this process, it works on only the paths which are violating in timing and the paths with large positive slack are left unreported anywhere. There may be chances of getting improvements in design when those kinds of paths are also analyzed.
Disclaimer: by clicking on this button, you accept that your data might be communicated to this company. If you do not want us to communicate your data, please update your details on your profile
If you enjoyed this article, you will like the following ones: don't miss them by subscribing to :
White Papers
