Discovering Deadlocks in Memory Controller IP

By U-Blox Oski
Download White Paper
Share:

window.dataLayer = window.dataLayer || []; function gtag(){dataLayer.push(arguments);} gtag('js', new Date()); gtag('config', 'UA-160857065-1'); Deadlock in IC design occurs when there is a circular-wait condition. It may happen when there is communication between blocks. This paper from DVcon Europe looks at the challenges to be addressed when verifying a design for absence of deadlock through traditional dynamic testing Read More


Formal deadlock verification is an effective and pragmatic method for discovering deadlocks in complex SoC IP blocks. For the MC design, the authors used Level 4 formal techniques to find deadlock bugs that were undetected through many millions of cycles of dynamic testing.


Disclaimer: by clicking on this button, you accept that your data might be communicated to this company. If you do not want us to communicate your data, please update your details on your profile

Download White Paper
White Papers
10s