MENU

Effect of layout, vias and design on the blocking quality of filter capacitors

Effect of layout, vias and design on the blocking quality of filter capacitors

By Wuerth Elektronik eiSos



Blocking capacitors on supply pins basically have the task of locally short-circuiting the clocked current loop of the digital circuits using a low impedance. This reduces the radiated magnetic field strength and the RF interference currents coupled into the supply voltage level. If the capacitors are optimally selected with regard to their impedance curve and geometrically optimally placed at the VCC pins, then the clocked RF current can be blocked in the best possible way.

This Whitepaper shows the influence of a MLCC design, the number of ground vias and the placement of the filter components to each other. In addition, unexpected problems with an unfortunate dimensioning of capacitor banks can occur.


Disclaimer: by clicking on this button, you accept that your data might be communicated to this company. If you do not want us to communicate your data, please update your details on your profile

If you enjoyed this article, you will like the following ones: don't miss them by subscribing to :    eeNews on Google News

Share:

White Papers
View all White Papers
10s