Hierarchical Timing Modelling
By
Freescale Semiconductor
As SoC designers navigate this un-chartered territory and EDA tool vendors strive to match the pace of the VLSI technology drive, hierarchical design is becoming the norm for timing closure. Hierarchical timing helps to close the design with long run-time, large memory foot-print or a block whose design is yet to mature.
Disclaimer: by clicking on this button, you accept that your data might be communicated to this company. If you do not want us to communicate your data, please update your details on your profile
If you enjoyed this article, you will like the following ones: don't miss them by subscribing to :
White Papers
