Libero SoC PolarFire: version 2.0

November 30, 2017 // By Julien Happich
Microsemi has announced version 2.0 of its Libero system-on-chip (SoC) PolarFire design software tool suite, specifically aimed at the company's low power, cost-optimized mid-range PolarFire FPGAs. 

The tool suite includes comprehensive, easy to learn, easy to adopt development tools and enables a design launching point for customers with key quick start demonstration designs for rapid evaluation and prototyping. Several full design files for Libero SoC PolarFire targeting the company’s complementary PolarFire Evaluation Kit are also available, including JESD204B Interface, PCI Express (PCIe) Endpoint, 10GBASE-R Ethernet, digital signal processing (DSP) finite impulse response (FIR) filter and multi-rate transceiver demonstration, with additional reference designs planned over the coming months.

Feature enhancements to the SmartDebug tool provide the ability to evaluate transceiver performance while modifying transceiver lane signal integrity parameters on the fly, and to evaluate the channel noise of the transceiver receiver through the eye monitor. In addition, a demonstration mode allows customers to evaluate SmartDebug features without connecting to a hardware board.
The enhanced design suite also includes significant runtime improvement for SmartPower, with a 4x speed up of invocation time and almost instantaneous switching between different views.

Libero SoC PolarFire v2.0 also introduces a brand new SmartDesign canvas with higher quality, higher speed of displaying nets and easier design navigation.
Microsemi -


Vous êtes certain ?

Si vous désactivez les cookies, vous ne pouvez plus naviguer sur le site.

Vous allez être rediriger vers Google.