iSystem BlueBox adds RISC-V support
iSystem in Germany has added support for the RISC-V open source instruction set architecture to its BlueBox embedded development tool.
The iC5700 BlueBox and iC5000 BlueBox support debugging and tracing for complex applications based on chips using RISC-V processor cores. The BlueBox unit comes with the integrated development and test environment winIDEA/testIDEA and helps RISC-V developers to efficiently execute their debug and testing cycles for industrial, consumer, IoT, and automotive applications.
iSystem has joined RISC-V International and provided target customers with first physical implementations of its proven tools. The BlueBox technology and software supports SiFive FE310 and SiFive FU740 systems-on-a-chip (SoCs) as well as GigaDevice GD32VF microcontrollers.
BlueBox for RISC-V gives developers a debug access via JTAG and allows for on-chip FLASH and SPI/QSPI FLASH programming. The probes are suitable for single and multi-core debugging, allowing timing analysis (trace, profiling) and code coverage measurement. Developers can execute stops on reset (depending on SoC and board), debug from reset vector and multicore RUN/STOP syncs. The BlueBox is fully integrated into iSystem’s winIDEA IDE and includes the testIDEA tool.
WinIDEA is based on the look and feel of Microsoft Visual Studio, and the GUI for the BlueBox base units is equally user-friendly, so developers get quick results and can shorten their development time. testIDEA executes software and regression tests in real-time on the target hardware at the object code level without requiring any instrumentation. In combination with the isystem.connect test automation library – which can be easily accessed through scripting (e.g., using Python, C#, C++, etc.) and allows for fully automated software testing (e.g., Continuous Integration) – developers get a flexible tool for developing and testing their code.
- €100m project looks at component and system reliability
- Galvanic Isolation Adapters for BMS debugging
- Lauterbach to support JTAG debug for RISC-V Linux
- C/C++ compiler and debugger toolchain supports RISC-V cores
- RISC-V trace and debug portfolio simplifies development
- RISC-V development tools add IEC 61508 and ISO 26262
Other articles on eeNews Europe
- Semifive raises $109m for silicon design platform
- Intrinsic ID teams for PUF security IP in China
- Infineon in €2bn silicon carbide move
- Aito raises €1m to boost haptics