Semiwise taps Siemens for quantum tech
Cette publication existe aussi en Français
Siemens is teaming up with sureCore and Semiwise in the UK to develop cryogenic semiconductor designs capable of operating in extreme cold conditions required for quantum computing.
Using analog/mixed-signal IC design tools from Siemens Digital Industries Software, Semiwise in Glasgow, Scotland, has developed cryogenic CMOS circuit designs featuring cryogenic SPICE models as well as SPICE simulator technology that can perform accurate analyses at cryogenic temperatures. It has also worked with the Synopsys TCAD tools on the technology.
Semiwise is providing this intellectual property (IP), developed using Siemens’ Analog FastSPICE (AFS), to sureCore for the development of sureCore’s line of CryoIP, which aims to enable the design of CryoCMOS control chips seen as crucial for unlocking the commercial potential for quantum computing.
sureCore has been working with Agile Analog in Cambridge on analog interface IP and says it is rapidly progressing towards its first CryoIP tapeout using GlobalFoundries’ 22FDX PDK.
In the development of its CryoIP product line, sureCore also used the Siemens Analog FastSPICE platform and Solido Design Environment software, both of which demonstrated reliable and accurate operation at cryogenic temperatures, empowering sureCore to construct analog circuits, standard cell libraries, and memory designs including SRAM, register files, and ROM, using Semiwise’s cryogenic transistor models. Further, Siemens’ Analog FastSPICE software showcased exceptional capabilities in handling foundry device models at cryogenic conditions, helping deliver efficient analog, mixed-signal, and digital circuit design and verification functionality without convergence issues. The result is a high level of accuracy and performance, setting the stage for potentially groundbreaking advancements in quantum computing.
“For the first time, through cryogenic transistor measurements and Technology Computer-Aided Design (TCAD) analyses conducted with Siemens’ EDA technologies, we have developed process design kit (PDK)-quality compact transistor models, including corners and mismatch, enabling the production-worthy design of cryogenic CMOS circuits,” said Professor Asen Asenov, CEO of Semiwise and director for sureCore.
- CEO interview: Paul Wells of SureCore on low power memory, quantum
- SureCore-led team wins £6.5 million to develop cryogenic IP
“The critical storage element and the bit cell must essentially be treated as an analog circuit that is highly sensitive to process variability and mismatch,” said Paul Wells, CEO of sureCore. “When we develop new memory designs and their associated compilers, we need to run thousands of statistical circuit simulations to guarantee the yield and reliability of our IP. Our partnership with Siemens EDA has enabled us to leverage Siemens’ Custom IC verification technology to build robust cryogenic IP cores, specifically tailored for Quantum applications.”
“This partnership symbolizes Siemens’ unwavering dedication to advancing the quantum computing domain,” said Amit Gupta, general manager and vice president of the Custom IC Verification Division, Siemens Digital Industries Software. “The groundbreaking technologies and solutions developed have the potential to redefine the boundaries of high-performance computing.”
Solido Design Environment provides a cockpit for nominal and variation-aware analysis and encompasses SPICE-level circuit simulation setup, measurements, regressions, waveforms, and statistical results analysis and can identify optimization paths to improve circuit power, performance, and area – facilitating production-accurate statistical yield analysis, reducing runtime compared to brute-force methods.
www.siemens.com; www.surecore.com; www.semiwise.com
If you enjoyed this article, you will like the following ones: don't miss them by subscribing to :
