MENU

RTL

RTL
Synopsys brings GenAI capabilities to EDA
Synopsys brings GenAI capabilities to EDA
Technology News |
GenAI optimises silicon performance in complex designs, improves efficiency, and accelerates time to market.
Embedded RISC-V core meets automotive safety/security needs
Embedded RISC-V core meets automotive safety/security needs
New Products |
RISC-V core offers a wide range of capabilities through its high configurability, optional safety mechanisms and advanced security features.
Cadence adds NoC to system IP portfolio to optimize connectivity
Cadence adds NoC to system IP portfolio to optimize connectivity
Technology News |
Cadence Janus NoC enables design teams to achieve better PPA faster and with lower risk, freeing up valuable engineering resources…
Automotive SoC featuring Tensilica AI IP demonstrated
Automotive SoC featuring Tensilica AI IP demonstrated
Technology News |
SoC design used Cadence verification and RTL-to-GDS digital full-flow EDA software tuned for automotive safety, quality and reliability requirements.

Free tool enables customers to fully configure RISC-V cores
Free tool enables customers to fully configure RISC-V cores
New Products |
Configurator tool uses pre-verified blocks to enables customers to specify the exact RISC-V core requirements they need.
Cadence Joules RTL Design Studio delivers breakthrough gains
Cadence Joules RTL Design Studio delivers breakthrough gains
New Products |
Offering accurate insight into physical effects and actionable guidance, the design tool delivers up to 5X faster RTL convergence and up to 25 percent improved QoR.


10s