Cadence Design Systems is working with TSMC and Microsoft to boost the use of timing signoff tools on the cloud for large chip designs with over 10 billion transistors
These large designs are the heart of advanced applications such as hyperscale computing, graphics and machine learning (ML) applications. Given the enormous size of these designs, engineering teams are constantly challenged to meet schedule and compute budget. Through this collaboration, common customers can accelerate their signoff schedule and reduce compute cost by adopting the Cadence Tempus Timing Signoff tool and leading edge 5nm and 3nm TSMC technologies using the Cadence CloudBurst Platform and Microsoft Azure Cloud.
- Microsoft to host secure design tools in the cloud
- EDA moves to the cloud
- The state of verification 2021
The Tempus Timing Signoff tool features a massively parallel architecture, known as distributed static timing analysis (DSTA). DSTA is production-proven in the cloud on large-scale TSMC advanced-node tapeouts and provides the scalability necessary to signoff the world’s largest designs.
Using DSTA, Cadence demonstrated a methodology that minimized compute cost and completed timing signoff for a 10+ billion transistor design in hours versus days when compared with a traditional non-distributed STA approach. For customers who want to focus on design excellence and PPA gains rather than expending effort on IT setup and securing a cloud environment, the Cadence CloudBurst platform provides an EDA-optimized and secure cloud environment for a full design flow or peak demand requirements for specific functions such as timing signoff.
“Semiconductor designers are consistently pushing the boundaries to create increasingly large designs, and it’s critical for design teams to meet their tight product schedules,” said Suk Lee, vice president of the Design Infrastructure Management Division at TSMC. “Over the past year, our close collaboration with Cadence and Microsoft through the TSMC OIP Cloud Alliance has given our mutual customers access to our advanced technologies, Cadence signoff solutions and cloud portfolio as well as Microsoft’s Azure platform to seamlessly handle giga-scale designs and quickly launch their differentiated products to market.”
Mujtaba Hamid, general manager, Silicon, Modeling & Simulation at Microsoft Azure added, “Microsoft’s Azure Cloud platform is enabling HPC customers to push the limits on what is possible for demanding scenarios like silicon design signoff. Our collaboration with Cadence and TSMC continues to pave the path for accelerating silicon design through the cloud, enabling the industry to deliver the highest quality products and achieve time-to-market goals.”
“Through our continued collaboration with TSMC and Microsoft, we’re setting new industry benchmarks and improving customers’ ability to meet their schedules by adopting the Tempus Timing Signoff Solution in the cloud,” said Dr. Chin-Chi Teng, senior vice president and general manager of the Digital & Signoff Group at Cadence. “The scalability of our software on the cloud and our ready-to-use Cadence CloudBurst environment enables our customers to efficiently manage the most time-sensitive and demanding semiconductor design projects.”
The Cadence Tempus Timing Signoff Solution is part of the broader full flow digital suite, which provides customers with a predictable and accelerated path to design closure. The CloudBurst Platform provides fast and easy access to Cadence tools and is part of the broader Cadence Cloud Portfolio.
- AWS, ARM demonstrate production-scale EDA in the cloud
- RF EDA tools move to the cloud
- ML-based EDA tool automates digital chip design
Other articles on eeNews Europe