Intel has chosen a site near Verona, in the north of Italy for a €4.5 billion chiplet assembly factory, according to reports.
The government in Rome is expected to provide backing of up to 40 percent through public funding and special terms on labour and energy costs. Operation of the assembly plant at is expected to start at some point between 2025 and 2027.
Intel has been negotiating with the Italian government for several months on a deal that would create 1500 jobs directly and 3500 jobs in the supply chain.
The site at Vigasio is preferred over another in the northwestern Piedmont region, says the report by Reuters. One of the advantages of Vigasio is that it is well-connected by road and rail to Magdeburg in Germany. Other sites had been considered in Lombardy, Apulia and Sicily, the report said.
The move is part of pledge from Intel to spend €80 billion (about US$80 billion) in Europe over several years. The company has already committed to building two wafer fabs in Magdeburg, Germany at a cost of €17 billion, to invest substantially in its existing fab in Leixlip, Ireland, and is in the process of buying Tower Semiconductor, which shares a fab with STMicroelectronics in Milan.
Chiplet assembly uses multiple die, so that each can be made in semiconductor process that is optimal to its functionality. This would allow memories, digital logic, analog, RF and I/O circuits to be assembled in a 3D arrangement. However, this novel style of manufacturing is mainly used for high performance computing and is yet to reach the mainstream. As standardization increases it could start to find use in such sectors as automotive and industrial electronics.
- Germany plans to pay €5 billion towards Magdeburg fabs
- Opinion: Full-fat finance is missing from Intel’s European plan
- Intel confirms German fabs in €80bn European investment
- Report: Intel selects Magdeburg for German wafer fab
Other articles on eeNews Europe
- Native RISC-V ROS chip targets robotics
- Software defined memory fabric drives IP maker into chip business
- ST, CAES team on octacore RISC-V space chip with selectable cores
- Breakthrough chip for 100G passive networking