Siemens certifies tools for TSMC 3nm process, boosts cloud, 3D chiplet tools
Siemens EDA tools have been certified for TSMC’s N3 and N4 processes include the Calibre nmPlatform for physical verification and IC sign-off, as well as the Analog FastSPICE Platform, which provides leading-edge circuit verification for nanometer analog, radio frequency (RF), mixed-signal, memory, and custom digital circuits.
The Calibre tools have been used by a leading design house in a cloud computing environment, following the industry trend of moving EDA tools to the cloud to provide more scaling.
Siemens and TSMC have also been working closely on advanced process certifications for the Aprisa place-and-route tool for the most advanced processes. Calibre is being used by leading design house GUC in Taiwan for 3nm designs.
“TSMC continues to develop innovative silicon processes that enable our mutual customers to bring to market many of the world’s most advanced ICs,” said Joe Sawicki, executive vice president, IC-EDA for Siemens Digital Industries Software. “Siemens is proud to collaborate with TSMC to continue to deliver difference-making technologies that enable our mutual customers to deliver IC innovations to market more quickly.”
- The acceleration of EDA to the cloud in 2020
- 2.5D packaging boosts verification system to 15bn gates
- Analog tool qualified for Samsung’s 3nm process
- GUC supports TSMC’s 3nm technology at 0.75V
Siemens EDA has also completed the design requirements for TSMC’s 3DFabric design flows. As part of the qualification process, Siemens enhanced its Xpedition Package Designer (xPD) tool to support Integrated Fan-Out Wafer Level Packaging (InFO) design-rule handling with automated avoidance and correction. Calibre 3DSTACK, DRC and LVS are furthermore enabled and certified for the latest TSMC 3DFabric technologies, including InFO, CoWoS, and TSMC-SoIC.
This translates into shorter design and signoff cycles with fewer errors associated with manual interventions.
Siemens has also built a Design for Testability (DFT) flow for TSMC’s 3D silicon stacking architecture using its Tessent software. This provides a leading-edge DFT solution based on hierarchical DFT, SSN (Streaming Scan Network), enhanced TAPs (test access ports) and IEEE 1687 IJTAG (internal joint test action group) network technologies, all of which are IEEE 1838 compliant.
“Siemens continues to increase its value to the TSMC ecosystem by offering more features and solutions in support of our most advanced technologies,” said Suk Lee, vice president of the Design Infrastructure Management Division at TSMC. “We look forward to our continued collaboration with Siemens to help our mutual customers accelerate silicon innovations with design solutions combining Siemens’ leading-edge electronic design automation (EDA) technologies with TSMC’s latest process and 3DFabric technologies.”
- Siemens is first major EDA supplier to DARPA Toolbox
- Siemens buys Dutch IP validation tool developer
- Siemens enters power analysis market with native cloud tool
Other articles on eeNews Europe
- Raspberry Pi apologises for first ever price increase and allocation
- Vodafone looks for 7,000 software engineers across Europe
- Photonic chips for QKD quantum security system
- Europe invests €227m directly in tech startups
- ARM launches virtual modelling toolchain to boost AIoT development
- Who is winning in 6G?