Codasip, RED Semiconductor team for RISC-V AI acceleration
Two of Europe’s leading chip designers, Codasip and RED Semiconductor, have signed a deal to work on AI acceleration technologies using the RISC-V open instruction set architecture.
UK-based RED will use the Codasip Studio processor design tools to integrate its VISC technology as an accelerator for Codasip RISC-V cores. RED’s AI accelerators will also be demonstrated and sold with the RISC-V processors produced with the tools from Codasip in Munich, Germany.
- VISC extensions for RISC-V
- Menta, Codasip join ROISC-V 3D neuromorphic AI project
- Codasip donates CHERI RISC-V SDK to open source
The Versatile Intrinsic Structured Computing (VISC) processor IP developed by RED Semiconductor accelerates real-time data processing for AI, cryptography, and sensor-driven applications through unparalleled abstraction, parallelism, and acceleration. This can accelerate key algorithms up to 100x. Evaluation, including benchmarking, is now available for lead customers.
“RED will develop its VISC AI accelerators in CodAL, our C-based processor description language that allows easy customisation and tight integration with our CPUs,” said Jamie Broome, Chief Product Officer at Codasip. “By using Codasip Studio for their design, they will have access to both a hardware development kit including RTL and a UVM test bench, plus a software development kit including a complete LLVM tool chain.”
www.codasip.com; www.redsemiconductor.com
If you enjoyed this article, you will like the following ones: don't miss them by subscribing to :
