RISC-V verification IP looks to drive SoC designs: Page 2 of 2

December 10, 2020 // By Nick Flaherty
RISC-V verification IP looks to drive SoC designs
Imperas is providing free simulator, architectural validation test suites and SystemVerilog components for verifying RISC-V system-on-chip designs

is a key aspect for any verification plan, as it helps measure the progress toward the quality targets for design completion and tape-out milestones. To support instructional and architectural functional coverage the Imperas RISC-V golden reference model has been further enhanced with built-in monitors to provide coverage metrics without the need for post-simulation processing or other delays with log file analysis.

To help developers ensure their processor design meet the RISC-V specifications, Imperas has developed a directed test instruction generator and is now making many architectural validation test suites available.

The test suites cover over 3.5 million instructions for the RV32/64IMC ratified specifications, RISC-V Vectors, Crypto 0.8.0 draft specification and Bit Manipulation 0.93 draft specification.

Imperas provides Extendable Platform Kits (EPK) that are provided as source and include platform, models, scripts, and software to shorten the time to productivity. These include an example platform for use with Google RISCV-DV Instruction Stream Generator flow as well as a step-and-compare SystemVerilog encapsulation test bench and example platform for RISC-V functional coverage.

SystemVerilog supported platforms are available for use with Cadence Xcelium , Mentor Questa, Synopsys VCS environments and Metrics cloud-based solutions.

The riscvOVPsimPlus solution is an entry ramp for development and verification and includes a proprietary freeware license from Imperas, which covers free commercial use as well as academic use. The simulator package also includes a complete open-source model licensed under the Apache 2.0 license.

The free riscvOVPsimPlus package including the test suites and functional coverage analysis are now available on OVPworld at  www.ovpworld.org

www.imperas.com

Related RISC-V articles  

Other articles on eeNews Europe


Vous êtes certain ?

Si vous désactivez les cookies, vous ne pouvez plus naviguer sur le site.

Vous allez être rediriger vers Google.