French processor designer Tiempo Secure has developed secure IP based on the RISC-V open instruction set.
The TESIC Secure Element IP uses the RV32IMCB 32bit RISC-V specification to adopt a standard architecture alongside its existing proprietary CPU architecture. This will make integration easier for developers who can now use standard development tools, making the integration of its TESIC security elements into system on chip designs faster and easier.
The secure elements are used in chips for the authentication on networks with integrated SIM (iSIM/iUICC), payment (EMVCo), government or private identification, web authentication (FIDO 2), smart car access, and communication with autonomous vehicles (V2X HSM).
The company is based in Grenoble, France, and also becomes a Strategic Member of RISC-V International, which helps to guide the development of the technology.
- RISC-V security IP for chiplet die-to-die communication
- RISC-V chip designed with open source tools
- Andes signs Crypto Quantique for RISC-V quantum security
“Joining RISC-V International represents a milestone for Tiempo Secure. Not only will we be able to keep on delivering secure products to our customers, but we are now making it easier to implement our products into their own System-on-Chips and software,” said Serge Maginot, CEO of Tiempo Secure.
As Tiempo Secure is a well-established security expert, its TESIC Secure Element IP products are certification ready. Tiempo Secure TESIC Secure element IP has been integrated into System-on-Chips that have passed Common Criteria EAL 5+ certification. Also, Tiempo Secure commits to bringing extensive support to its integrators ensuring that they obtain security certification.
Calista Redmond, CEO of RISC-V International, adds: ”We are glad to see Tiempo Secure join RISC-V International. Their background in Secure Element IP development, and more globally its security expertise will represent a valuable stakeholder for our organization and members.”
Other RISC-V articles
- 1400 RISC-V cores for on-chip machine learning
- First RISC-V chip optimised for motor control
- Imagination teams for RISC-V development platform for edge
Other articles on eeNews Europe
- Dutch fibre sensor firm raises €5m for industrial expansion
- SweGaN raises €12m for GaN-on-SiC wafers
- Sondrel IPO sees biggest UK chip deal since ARM
- Nanusens looks to £10m Series A round
- Intel plans 3nm chiplet for satellite terminal